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Abstract. A low precision deep neural network training technique for producing
sparse, ternary neural networks is presented. The technique incorporates hard-
ware implementation costs during training to achieve significant model compres-
sion for inference. Training involves three stages: network training using L2 reg-
ularization and a quantization threshold regularizer, quantization pruning, and
finally retraining. Resulting networks achieve improved accuracy, reduced mem-
ory footprint and reduced computational complexity compared with conventional
methods, on MNIST and CIFAR10 datasets. Our networks are up to 98% sparse
and 5 & 11 times smaller than equivalent binary and ternary models, translating
to significant resource and speed benefits for hardware implementations.
Keywords: Deep Neural Networks, Ternary Neural Network, Low-precision,
Pruning, Sparsity, Compression
1 Introduction
Deep Neural Networks (DNNs) have revolutionized a wide range of research fields in-
cluding computer vision [1] and natural language processing [2]. However, along with
excellent predicition capabilities, the state-of-the-art architectures are both computa-
tionally and memory intensive due to their vast number of model parameters. Ultra-low
precision DNNs replace most floating point arithmetic with bitwise or addition opera-
tions which greatly reduces computational complexity and power consumption. These
representations also significantly reduce hardware complexity and memory bandwidth,
allowing implementations of state-of-the-art architectures on constrained hardware en-
vironments. As a result, there’s been a growing interest in specialized hardware solu-
tions for ultra-low precision DNNs and specifically, Binarized Neural Networks (BNNs)
[3], [4], and Ternary Neural Networks (TNNs) [5]. These networks constrain either
weights alone or weights and activations, leading to extremely efficient hardware im-
plementations. In the present work, we enhance the inherent sparsity of TNNs whilst
maintaining the advantages of multiplierless computations. We use similar Convolu-
tional Neural Networks (CNNs) to [6] for CIFAR10 classification and achieve similar
accuracies, although their network has a full precision 1st layer compared to our ternary
weights. Regularization techniques and reduced precision weight representations have
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been extensively studied for compression, acceleration and power minimization. Many
efforts have concentrated on building efficient computational structures from floating
point networks through sparse weight representations and quantization [7], [8]. Such
networks still require fixed-point multiply-accumulate operations which limits power
savings and speed. Instead of considering sparsity and reduced precision separately, we
explore sparse TNNs which don’t require multiplies in any layers. Pruning the fully
connected layers of BNNs and TNNs was proposed in [9] to reduce the number of
model parameters for efficient hardware implementations. We prune all layers and fo-
cus on inference acceleration. With recent breakthroughs in low precision deep learning,
specialized hardware solutions have been increasingly investigated. FINN implements
scalable BNN accelerators on FPGAs [10] and we use this framework to explore per-
formance advantages of sparse TNNs.
In this paper we propose a three-stage training approach for TNNs which is able
to reduce hardware costs for inference. Firstly, the network is trained using L2 regular-
ization and a quantization threshold regularizer, secondly we use quantization pruning
whereby the sparsity pruning threshold is the same as the quantization threshold and
thirdly we retrain the network. During training, the network learns in a sparse environ-
ment. This has significant benefits as we can determine the sensitivity of the weights
to sparsity regularizers, i.e. measure the sensitivity of weights in different layers and
advantageously utilize a quantization pruning method. The contributions of this paper
are thus as follows:
– The first reported low-precision training method which minimizes hardware costs
as part of the objective function. This uses a quantization threshold regularizer and
L2 regularization to encourage sparsity during training.
– A layer-based quantization pruning technique which utilizes sparsity information
obtained during training.
– A quantitative comparison of our proposed sparse TNN with state-of-the-art multi-
plierless networks in terms of accuracy, memory footprint, computational require-
ments and hardware implementation costs.
– We achieve between 2 and 11x compression. For memory bound hardware archi-
tectures, this would directly translate into speed-up.
2 Sparse TNN Training
The key idea in this work is to introduce sparsity in TNN weight representations through
regularization. TNN training consists of real-valued weight parameters, wr, which are
quantized deterministically to wq using a quantization threshold, η.
wq =
 1 if wr > η0 if −η ≤ wr ≤ η−1 if wr < −η (1)
For the forward path, wq is computed and used for inference. For the backward path,
the gradients are computed with wq and parameter updates are then applied to wr. In
training DNNs, generally many values for wr can achieve the same training loss and
regularization techniques incorporate a preference for certain weight representations.
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We use several regularization techniques to minimize the number of nonzero parameters
and induce sparsity. Our regularization scheme considers the hardware costs not only
during the fine-tuning stage, but also during training.
Quantization Threshold Regularization Deterministic rounding requires partition-
ing the wr weight space by setting a threshold hyperparameter η. Typically different
values for η are set for different assumptions made on wr. To uniformally partition the
weight space η = 0.33 [9] or to minimize quantization error η = 0.5. In our case we
increase η to make 0’s consume a large portion of the weight space (upto 95%) which
induces a similar sparsity effect to L1 regularization. However, L1 regularization has a
continous shrinkage effect which induces sparsity amongst all wr but not necessarily
wq . Increasing the threshold on the other hand, induces sparsity directly amongst wq
and parameter updates for wr are either penalized or rewarded based purely on the gra-
dients. An example of the regularization effect is shown in Figure 1(a) . By partitioning
the weight space by 90%, the network is initialized with high sparsity and takes longer
to converge than training with a uniformally distributed weight space.
Fig. 1. (a)Validation Error Convergence on MNIST. (b) Weight distribution forwr for MLP Layer
in MNIST training. With L2 regularization (top) and without (bottom), for η = 0.9.
L2 Regularization In traditional TNN training the cost function C can be represented
as the average loss Li over all training examples n:
C(wq) =
1
n
n∑
i=1
Li(wq) (2)
L2 regularization has the property of penalizing peaky weights to generate a more dif-
fused set of weights. We add L2 regularization, as a function of the quantized weights,
directly into the cost function to penalize nonzeros and induce sparsity:
C(wq) =
1
n
n∑
i=1
Li(wq)︸ ︷︷ ︸
data loss
+ λR(wq)︸ ︷︷ ︸
regularisation loss
(3)
where the regularization term is the quadtratic penalty over all parameters,
R(wq) =
1
2
w2q (4)
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and the gradient contribution from the regularization term becomes:
dC(wq)
dR(wq)
= λwq (5)
where λ is the regularization strength hyperparameter. With L2 regularization, each
epoch becomes a greedy search to reduce hardware costs as only the corresponding wr
for each nonzero inwq is penalized by λ. From (5) and (1) it is evident the regularization
term will only effect the corresponding parameter updates on wr for nonzero wq . This
is desirable when used in conjunction with a large η as peaky weights (close -1 and 1
in this case) are more likely to be pulled below the threshold for a given regularizartion
strength. Also, it avoids L2 regularization from continually penalizing weights, making
them stuck at low values. This allows for weight values which are penalized in earlier
training epochs, to then be more easily recovered through parameter updates if required
later in training. As seen in Figure 1(b), under L2 regularization the frequency shrinks
for weight values closer to -1 and 1. It is also evident that many weights clump around
values closer to the threshold of 0.9.
Quantization Pruning L2 and threshold regularization achieve a certain sparsity be-
fore accuracy starts to degrade. This is addressed via quantization pruning by utilizing
weight sensitivity information after the initial training phase and eliminating a subset of
weights in wr which all quantize to zero. We then retrain the network, using a masking
vector wm which sets the pruned weights to zero:
wm =
 1 if wr < −σ0 if − σ ≤ wr ≤ σ
1 if wr > σ
(6)
In sensitivity pruning, the sparsity hyperparameter σ is optimized by setting different
sparsities for different layers. Depending on the type and order of layer, they have a dif-
ferent sensitivity to pruning. In our method, by forcing sparsity through regularization
during training, the gradient descent minimization process converges on the inherent
sparisity sensitivity of each layer. We then utilize the ratio of zeros in each layer from
the first training phase by pruning only wr below or equal to the quantization threshold.
σ ≤ η (7)
Weight initialization for retraining then becomes the elementwise multiplication wr2 .
wr2 = wr1  wm (8)
For retraining, wr2 is updated but the pruned weights are fixed at zero. Also, the thresh-
old is set to the same value as in the initial training phase.
Weight Representations When implementing TNNs for inference on computer hard-
ware, the real valued weights in wr are discarded and only wq is stored . In order to
demonstrate the benefits of the sparse nature of these networks, we use two different
compression techniques which can be utilized for different embedded device and spe-
cialized hardware applications depending on memory and resource requirements. Due
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to the high data regularity of the weight representations, storing all the ternary weights
as 2-bits is not necessary. To conveniently store the unstructured sparse weight val-
ues, we use two compression methods. The first is Run Length Encoding (RLE), which
stores only the index differences between each nonzero and also a sign bit which de-
fines the type of operation. In our second method we use Huffman Coding (HC) on the
index differences to assign variable length codewords whereby the most frequently oc-
curing indexes are represented with shorter length codes and vice versa. HC has higher
complexity for its decoder implementation and a higher compression rate than RLE.
Algortihm Algorithm 1 is the compression process and consists of four parts. Part
1) respresents typical TNN training and additionally requires hyperparameters λ and
η to be set as in Algorithm 2. In Part 2) the masking vector is computed and used for
retraining in Part 3). After the network is trained, the real-valued weights are discarded
and the quantized weights are encoded for Part 4). Outputs and inputs for each layer are
represented by y and x respectively; b is the bias term (if applicable); L is the learning
rate; and CGU is compute gradient updates.
Algorithm 1
1. Train
Set λ and η for sparsity requirements
and implement Algorithm 2
2. Prune
Compute wm with σ = η
3. Retrain
Keep λ and η the same
Repeat Step 1. with wr2 = wr1 
wm and λ, η
4. Encode
Apply HC or RLE on resuting wq
Algorithm 2
-Forward Pass:
for each weight layer p do
wqp = Q(wr1p ) with threshold
η
end for
for each layer i in range(1,N) do
Compute yi with wq , xi
end for
-Backward Pass:
Compute cost: C(wq) with yN , λ
for each weight layer j do
CGU: g1 =
dC(wqj )
dwqj
+ λwqj
CGU: g2 =
dC(wqj )
dbj
Updates: wr1j = wr1j − Lg1
bj = bj − Lg2
end for
3 Sparsity and Networks
We evaluate our training methods on two image classification benchmarks, MNIST
and CIFAR10. We apply our training technique and compare directly against results
from BinaryConnect [3] and BinaryNet [4]. BinaryConnect uses floating point ReLu
activation functions and BinaryNet uses binary activation functions. Their results are
represented in Figures 3 & 5 as ’model-a-b’ where a is the weight bitwidth and b is
the activation bitwidth (bitwidth = 32 is for floating point, bitwidth = 1 is for binary
and bitwidth = 2 is for ternary equivalents of these architectures with a uniformally
distributed weight space). Our results are reported as TNN with resulting sizes repre-
sented as x/y which represents the sizes after encoding in RLE/HC respectively. For all
results, we report the number of weight parameters (Params) in millions, percentage of
zero-valued parameters, the error-rate and size of the network in megabytes (MB). In all
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η σ Pruned Error-rate Nonzeros
0.9 0.95 91% 1.08 1,220,468
0.9 0.9 80% 0.92 1,863,521
0.9 0.65 50% 0.96 3,826,912
0.7 0.8 76% 0.98 3,595,898
0.7 0.7 64% 0.91 5,243, 764
0.7 0.58 50% 0.92 6,863,798
0.5 0.9 89% 1.14 2,448,073
0.5 0.75 74% 1.04 5,416,539
0.5 0.5 74% 0.98 10,396,476
Fig. 2. Quantization Pruning for TNN
(Binary Activations) on MNIST, without
L2 regularization
Model Params Zeros Error-rate Size (MB)
MLP-2-1 36.4 54% 0.92 9.12
MLP-1-1 36.4 0% 0.96 4.56
TNN 36.4 97.6% 0.93 0.83/1.59
MLP-2-32 2.91 34% 1.23 0.72
MLP-1-32 2.91 0% 1.29 0.36
TNN 2.91 92.8% 1.22 0.07/0.11
Fig. 3. Classification accuracies for Sparse
TNNs for MLPs on MNIST with L2 regulariza-
tion and pruning
our models we used only one pruning iteration except for the MLP with floating point
activations for which we used two iterations.
MNIST The MNIST dataset consist of 70k 28×28 images of grey-scale handwritten
digits. The networks used for classification consist of 3 hidden layers of 4096 neurons
for the network with binary activations and 1024 neurons for the network with floating
point activations. We train the network for 1000 epochs and choose the network which
produces the best validation error rate. We first analyse the effect of quantization prun-
ing on the MNIST dataset for different threshold settings. No L2 regularization is used
in these numbers in order to focus on the effect of different pruning thresholds. Setting
a higher threshold allows for more aggressive pruning at the threshold. The results are
displayed in Figure 2 and although other threshold settings achieve similar accuracies,
setting both η = σ = 0.9 achieves significantly more sparsity. At this setting we can
prune 80% of weights without pruning away any nonzeros. It is evident that pruning
nonzeros impinges on the network performance and hence the quantization threshold
is an effective indicator for which weights can be pruned. Pruning at a lower sparsity
threshold maintains accuracy benefits, although results in more nonzeros and to highly
sparsify the network, it would have to be repeatedly pruned. This could require several
iterations and take days/weeks as each training iteration takes days itself. The results are
displayed in Figure 3. Using the network with binary activations produces up to 97.6%
sparsity and over 5× compression over its binarized network (BNet) with better accu-
racy and approximately 11× its ternary network with the same accuracy. The network
with a floating point activation function, achieves 92.8% sparsity and 3.5× compression
over its binarized equivalent network. For these networks we used η = 0.9
CIFAR10 The CIFAR10 dataset is benchmark dataset consisting of 32×32 colour
images with 10 categories. We use a VGG-derivative architecture inspired by Bina-
ryConnect [3]. From Figure 5, we see that there is an improvement in accuracy and/or
compression for both networks in contrast to their binarized and ternary equivalents.
The convolutional layers are less robust to the threshold regularizer and hence we set
a lower value for the convolutional layers η1 = 0.8 and a higher value for the fully
connected layer η2 = 0.9. We show the accuracy and sparsity relationship in Figure
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Fig. 4. (a) Accuracy vs Sparsity for CIFAR10 with varying η, without pruning. (b) Per Layer
Sparsity for different threshold values on CIFAR10, no regularization or pruning
Model Params Zeros Error-rate Size (MB)
VGG-2-1 14.02 65% 11.2 3.52
VGG-1-1 14.02 0% 11.4 1.76
TNN 14.02 92.3% 10.8 0.88/1.05
VGG-2-32 14.02 35% 9.2 3.52
VGG-1-32 14.02 0% 9.9 1.76
TNN 14.02 90.1% 9.6 0.96/1.22
Fig. 5. Classification accuracies for Sparse
TNNs for CNNs on CIFAR10 with L2 regular-
ization and pruning
Fig. 6. Diagram of Decompressor Feeding
Multiple Processing Elements with Data
Reuse
4(a) for varying thresholds and show that threshold regularization improves accuracy.
The leftmost point is the fully dense binarized network where η = 0 and as we intro-
duce the threshold regularization, the error-rate drops by up to 1.4% as the sparsity is
increased. In Figure 4(b), we plot the percentage of nonzeros for each layer in the CNN
for varying values of the threshold regularizer. By increasing the threshold, the robust-
ness of each layer under sparsity becomes more prominent. For most of the networks,
the first two convolutional layers are the most sensitive to sparsity and consist of around
80% nonzeros and the last convolutional and first fully connected layers are the least
sensitive. These are similar conclusions to [8] who pruned each layer independantly to
determine their sparsity sensitivity. In our case, the network learns these sensitivities by
training in sparse environments. This is advantageous as efficient sparsity parameters
are determined for any layer type or order and don’t require a hyperparameter search.
Varying the threshold provides sensitivity information for the sparsity of each layer and
quantization pruning takes advantage of this by pruning each layer according to the
threshold and hence these ratios.
4 Hardware Implications of Sparse TNNs
In this section, we explore the hardware implications of implementing TNNs with un-
structured sparse data representations. Storing the weights in a compressed format,
requires a decompressor which incurs some overheads on hardware designs. A fully
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parallel architecture would require a decompressor for every weight in the convolu-
tion or fully connected layer and decompressors in this case would consume significant
amounts of resources. For sparse TNNs, we can take advantage of data reuse patterns
which are present within convolution layers and fully connected layers (when batching
is applied) to increase the ratio of processing elements (PEs) to decoders. When the
sparsity of these networks is taken into consideration, the number of effective opera-
tions (discussed later in this Section) increases the potential performance of TNNs to
values well beyond those of BNNs. For conventional computing platforms (e.g., CPUs
and GPUs), the main benefit of sparsity and compression is the increase in operational
intensity that is achieved for a particular layer. Sequential processors, (such as CPUs)
will also be able to benefit from the reduction in required operations per layer, as a re-
sult of the high sparsity of TNNs. For parallel processors, (such as GPUs, FPGAs and
ASICs) it is a lot more difficult to take advantage of this benefit due to the irregular
data access patterns. We describe a hardware decompressor, a corresponding parallel
architecture suitable for FPGAs and the potential performance of that architecture in
terms of effective operations per second.
Hardware Decompressor Our proposed hardware decompressor iterates through a
list of weights, stored in a sign–magnitude form in on-chip memory. In each cycle, the
hardware decompressor outputs the complement of the sign bit to represent the weight
value and adds the magnitude value to an internal counter, which is used to generate the
address of the value to be accessed from the input vector. The RLE decoder consists of
a counter which controls the address of the input to feed into the PE for computation.
The resource and performance estimates given by Vivado HLS of the resultant hardware
description are that the design can produce an address and a weight every cycle at 250
MHz while using 112 LUT resources on the FPGA.
A Sparse TNN Accelerator Three types of low precision networks are described in
this paper: 1) networks with binary activations (VGG/MLP-1/2-1); and 2) networks
with floating point activations (VGG/MLP-1/2-32). For all networks, the predominant
calculations for inference are multiply accumulate operations (MACs). For type 1) net-
works, this corresponds to XNOR-popcount operations [4], where a popcount is the
number of set bits in a word. For type 2) networks, this corresponds to an XNOR oper-
ation on the sign bit of a floating point value, followed by a floating point accumulate.
Accelerator Architecture Our proposed accelerator architecture is based on that gen-
erated by FINN [10]. In particular, we propose a design which has processing engines
with a similar datapath to FINN. To compute the input-weight matrix in specialized
hardware implementations, typically a series or array of PEs are used to receive input
data and a weight value to perform the multiply accumulate operations, as required for
the datatype. For the compressive format described in Section 2, these implementations
require a decompressor between the weight matrix and the PE as represented in Figure
6. For type 1), we estimate resource usage on the roofline given by [10], which is re-
ported to have an average cost of 5 LUTs for both an XNOR and popcount operation.1
For type 2), we estimate the resource usage by instantiating a Xilinx Floating Point 7.1
IP core addition module. The peak throughput numbers are what can be achieved if
1 FINN quotes 2.5 LUTs per operation, which is multiplied by 2 to get LUTs / per MAC.
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70% of the LUTs or 100% of the DSPs are used on the target device, a Xilinx KU115
running at 250 MHz. These are 46.4 TOPs for type 1) and 1.3 TOPs for type 2). The
total KU115 resources are 663k LUTs and 5,520 DSPs.
Exploiting Sparsity Through Data Reuse Convolutional layers require many oper-
ations on different input pixels to the same weight value. Hence, we can utilize data
re-use optimizations [11] to instantiate a decompressor for a specific weight and calcu-
late several MAC operations on different input pixels. This greatly reduces the average
resource usage of the decompressor per operation. Similar optimizations can be utilized
for the fully connected layers, whereby batching can be applied to allow a single weight
to calculate several MAC operations across multiple input vectors.
Let us introduce a data re-use factor, R, which denotes the total amount of data
re-use available in a particular layer. For fully connected layers, R = B, where B is
the batch size. For convolutional layers, R = B × P , where P is the number of output
pixels in the output image. Furthermore, our RLE decoder allows us to easily avoid cal-
culating any zero valued weights. In comparison to the benchmark BNNs, which have
strictly dense weights, only the non-zero weight computations need to be calculated.
Our sparsity factor, then becomes a multiplier which significantly reduces our cost per
operations and hence the regularization techniques discussed in the paper directly min-
imize hardware costs during training. To this end, we introduce an effective operation
cost, given by: Ce = γ ∗(Cop+Cd/R), where ma is ratio of non-zero weight values to
total weights in the layer, Cop is the proportion of the KU115 which is utilised by a sin-
gle operation and Cd is the proportion of the KU115 which is utilised by the decoder.2
An effective throughput can then be calculated as: Te = 1/Ce ∗ 250MHz. Figures 7(a)
& 7(b) show the effective throughput of type 1) & 2) networks respectively, while vary-
ing γ and R. The horizontal lines represent the benchmark BNN networks, MLP and
VGG (VGG is labelled as CNN in figures) from the reults in Figures 3 & 5 and the
other percentages reperesent networks of the same type with varying sparsities. Note
that these are theoretical peak values and further overheads are likely for all datapoints
when they are implemented in a real system. For type 2), a lower sparsity factor is re-
quired to improve on the benchmark throughput as these operations are more expensive
and hence every zero weight has a greater hardware benefit than for the type 1).
5 Conclusion and Future Work
This paper contributes to the applicability of Deep Neural Networks on embedded de-
vices and specialized hardware. We introduce a TNN training method which uses a
quantization threshold hyperparameter, complemented by L2 regularization and quan-
tization pruning to substantially reduce the memory requirements and computational
complexity. This was shown using different network topologies on the MNIST and CI-
FAR10 benchmarks. Future work in ths area will look into extending this quantization
technique to other low precision networks for more difficult datasets, improving ac-
curacy whilst maintaining sparsity and also sparse TNN hardware accelerator designs.
2 Assuming 70% of the LUTs and 100% of the DSPs can be utilised for compute.
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Fig. 7. (a) Effective throughput: BNNs vs TNNs (type 3) while varying γ and R. (b) Effective
throughput: BNNs vs TNNs (type 1) while varying γ and R. Note: VGG is labelled as CNN.
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